

The information in this document is subject to change without notice and does not represent a commitment on the part of Engineering Design Team, Inc. The software described in this document is furnished under a license agreement or nondisclosure agreement. The software may be used or copied only in accordance with the terms of the agreement.

Engineering Design Team, Inc. ("EDT"), makes no warranties, express or implied, including without limitation the implied warranties of merchantibility and fitness for a particular purpose, regarding the software described in this document ("the software"). EDT does not warrant, guarantee, or make any representations regarding the use or the results of the use of the software in terms of its correctness, accuracy, reliability, currentness, or otherwise. The entire risk as to the results and performance of the software is assumed by you. The exclusion of implied warranties is not permitted by some jurisdictions. The above exclusion may not apply to you.

In no event will EDT, its directors, officers, employees, or agents be liable to you for any consequential, incidental, or indirect damages (including damages for loss of business profits, business interruption, loss of business information, and the like) arising out of the use or inability to use the software even if EDT has been advised of the possibility of such damages. Because some jurisdictions do not allow the exclusion or limitation of liability for consequential or incidental damages, the above limitations may not apply to you. EDT's liability to you for actual damages for any cause whatsoever, and regardless of the form of the action (whether in contract, tort [including negligence], product liability or otherwise), will be limited to \$50.

No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, without the express written agreement of Engineering Design Team, Inc.

© Copyright Engineering Design Team, Inc. 1997–2019. All rights reserved.

Xilinx is a registered trademark of Xilinx, Inc.

EDT and Engineering Design Team are trademarks of Engineering Design Team, Inc.

Overview

The PCI Bus Configurable DMA Interface (PCI CD) is a single-slot, 16-bit parallel input/output interface for PCI Bus-based computer systems. It is designed for continuous input or output between a user device and PCI Bus host memory. This interface is typically used to move data to or from an PCI Bus host computer to devices such as scanners, plotters, imaging devices, or research prototypes. The PCI CD uses a simple synchronous protocol for transferring data.

This addendum describes an alternate parallel protocol that acquires and outputs synchronous 32-bit data, without handshaking. Data can be output using either an internal or a external clock. There are 35 possible input signals: 32 data bits, a clock in and a clock out, and one additional signal that can be configured using the function register described below. By default, input is collected on each rising clock edge, and a clock signal is output when data is output. Both input and output can be configured differently using the function register.

For complete information on using the PCI Bus Configurable DMA Interface, see the *PCI CD User's Guide* (EDT part number 008-00965), for which you can contact Engineering Design Team, Inc.

Included Files

In addition to the files shipped with the PCI Bus Configurable DMA Interface, the following files are shipped with the 32-bit parallel protocol:

pcd32.bit

Firmware for the Xilinx gate array that implements the 32-bit parallel protocol.

Function Register

Size	8-bit	8-bit				
I/O	read-write	read-write				
Address	0x02					
Comment	ts Allows you	to:				
••••	-					
delete words composed of all zeroes from the data stream,						
 change the purpose of the optional input signal, and 						
 change the frequency of the internally generated output clock. 						
Bit	PCD_	Descri	iption			
D0	SELCNT		When asserted, outputs 32-bit counter, starting at 0 and counting to 2^{32} -1, then returning to 0 and starting again.			
D1	ENDELZ	When a	When asserted, deletes all-zero words from incoming data stream.			
D2–3	3 IOP0, IOP1		Sets the function of the optional input signal according to the following:			
		IOP0 0 1 1	 IOP1 not used Optional input is external clock input. tristate outputs: When optional input is high, optional input disables the outputs. When optional input is high, data is sampled on positive clock edge; when optional input is low, data is ignored on positive clock edge. 			
D4–7	Internal clock select bits 0–3		Divides the frequency of the internally generated output clock by 2 ⁿ where n is from 0 to 15, the value of these bits, as follows:			
		Value 0 1 2 F	Frequency 10 MHz 5 MHz 2.5 MHz 305 Hz			

Connector Pinout

The PCI CD board uses a high-density 80-pin I/O connector, AMP part number 749111-7, with a straight-shielded backshell (AMP P/N 749196-1) or right angle backshell (AMP P/N 749205-1).

The following pinout diagram describes the connection from the PCI CD board to the cable.

NOTE Do not connect your own circuits to the unused pins, as they may be internally connected to the PCI CD.

		EDT	
- J5	MIT J4	P3	Signal
		1	Ground
		2	Ground
	10	3	Data4+
	9	4	Data4–
	12	5	Data5+
	11	6	Data5–
	14	7	Data6+
	13	8	Data6-
	16	9	Data7+
	15	10	Data7–
	26	11	Data12+
	25	12	Data12-
	28	13	Data13+
	27	14	Data13-
	30	15	Data14+
	29	16	Data14-
	32	17	Data15+
	31	18	Data15-
4		19	Clock In+
		20	+5V
10		21	Optional Input+
16		22	Clock out+
		23	Ground
40		24	Data20+
39		25	Data20-
38		26	Data21+
37		27	Data21-
36		28	Data22+
35		29	Data22–
34		30	Data23+
33		31	Data23–
24		32	Data28+
23		33	Data28–
22		34	Data29+
21		35	Data29-
20		36	Data30+
19		37	Data30-
18		38	Data31+
17		39	Data31-
		40	Ground