RFx Gain Control

Table of Contents

Analog AGC (AAGC)

The analog gain path can be manually controlled by disabling the AGC and writing the desired gain to the initial gain setting [\(AgcInitGain_dB](#page-4-0)).

The Analog Automatic Gain Control block (AAGC) measures the average power of the digitized input signal and issues gain adjustments to a digital step attenuator (DSA) and two variable gain amplifiers (VGA) preceding the analog to digital converter (ADC) in order to maintain proper amplitude loading at the ADC. By maintaining proper ADC loading, the dynamic range of the input signal is maximized. Figure 1 and Figure 2 illustrate the feedback path of the VGA, ADC, and AAGC (only a single VGA is shown for simplicity, but the AGC actually controls the DSA and two VGAs in the input path). The DSA has four selectable attenuation values: 0, 6, 12, and 18 dB. One VGA has a range of 0 to 40 dB in 0.5 dB steps, and one VGA has two settings: 0 and 10 dB. Due to the coarse steps in attenuation and gain (in one of the VGAs), values are distributed among the components in order to minimize large gain jumps.

Figure 1. Simplified digital radio block diagram

Figure 2. Major processing blocks in Dual AGC and DDC design

The AAGC block also contains a DC removal function and an I/Q balancer function. The DC removal function estimates the DC content of the input signal and subtracts it out. The I/Q balancer function adaptively estimates the phase and gain imbalances in the signal and compensates accordingly in order to minimize any unbalances. A DC offset and some I/Q imbalance are typical in zero IF (intermediate frequency) downconversion receivers.

The AAGC's behavior is controlled by several parameters. The relationship between these timing and level parameters is illustrated in Figure 3. The AAGC tries to maintain a constant average input power level to the ADC by adjusting the analog gain settings. The power level maintained is determined by the value of AgcBackoff dB, which is the power level below full scale ADC input that is desired. When a signal is present, the AAGC increases (or decreases) the gain to the analog components based on the "attack" time constant, [AgcAttackSeconds.](#page-4-2)

The smaller this time constant is, the more slowly the AAGC adjusts the gain until the steady-state value is achieved. If the signal fades (drops out) below a loss of signal ([AgcLos\)](#page-6-2) power threshold ([AgcLosPowerThresh_dB](#page-5-0)) after a lock status [\(AgcLock](#page-6-3)) has been achieved, the AAGC's behavior is controlled by the [AgcLosMode](#page-5-1) setting. If in *decay* mode, the gain decays back down (or up) to the initial gain setting (AgcInitGain dB) based on the "decay" time constant, [AgcDecaySeconds](#page-5-2). If in *hold* mode, the AAGC holds its current gain value. To exits a LOS condition, the average input signal power must reach or exceed the return of signal (ROS) power threshold [\(AgcRosPowerThresh_dB](#page-5-3)).

Figure 3. Relationship between signal level and attack and decay parameters for AAGC

Because the AAGC can only measure the power of the signal after the ADC, problems can occur if the initial gain is set too low or too high. If the initial gain is set too low (when [AgcLosMode](#page-5-1) is in decay mode) and a signal dropout occurs, the AAGC will drive the gain to the initial gain setting. Once the signal level returns (at the input to the analog components), the measured signal power may not be above the ROS power threshold setting thus causing the AAGC to remain in an LOS condition. A diagram depicting the level parameters relative to one another is shown in Figure 4. A similar problem can occur if the initial gain setting (AgcInitGain dB) is set too high which can overdrive the ADC causing it to clip or saturate its output levels. Major nonlinear distortion occurs when the ADC is driven into saturation and can actually cause the AAGC's average power measurements to appear as if they are low or even an LOS condition is occurring. One way to detect this condition is to read the [AgcClip](#page-6-4) indicator to see if the clip count is changing. If so, resetting the AAGC and lowering the initial gain setting (AgcInitGain dB) and/or increasing the AgcBackoff dB value should alleviate the situation and allow the AAGC to lock.

Figure 4. Relative signal level parameters

In most cases, a low initial gain setting is optimal in order to avoid clipping effects. Then the only situation that can potentially cause problems is the LOS situation described above.

Sensors

Initialization steps

- 1. Set IQBalanceEnable = 1 to minimize I/Q imbalances.
- 2. Set DCRemovalEnable = 1 to remove DC offset in input signal.
- 3. Set AgcLosMode appropriately.
- 4. Set AgcAttackSeconds and AgcDecaySeconds loop parameters according to the signal

environment.

- 5. Set AgcBackoff_dB based on peak to average power ratio of signal environment. Use 12-18 dB if nothing else is known about the environment.
- 6. Set AgcLockThresh and AgcUnlockThresh values appropriately. Recommended values are 0.01 and 0.5, respectively.
- 7. Set AgcLosPowerThresh_dB, AgcRosPowerThresh_dB, and AgcInitGain_dB parameters. Recommended values are -30 dB, -25 dB, and -18 dB, respectively, if loss of signal (LOS) detection is desired.

Otherwise recommended values are -128 dB, -20 dB, and -18 dB, respectively, to disable LOS detection.

Digital AGC (DAGC)

The digital AGC block removes gain applied during the decimation process and, when the DAGC loop is enabled, normalizes the average output power to unity for follow-on processing.

The DAGC loop maintains a constant average signal level at the start of the digital signal processing (DSP) chain. This is important for linear modulation schemes like PSK and QAM, where the receiver decision regions are based on an expected average signal level.

Variations in the average signal level can lead to increased symbol errors, which the digital AGC compensates for.

Settings

Sensors

