Engineering Design Team (EDT) - Certificate of Volatility				
Model: PCI GS main board (all variations & revisions)	Part Numt 019-02063	ber: 8, 019-02135		Address: Engineering Design Team, Inc. 3423 NE John Olsen Avenue Hillsboro, OR 97124 U.S.A. +1-503-690-1234 or 1-800-435-4320
	-	V	olatile Memory	
	•		ents are lost when power is remove	ed)?
			os to clear the memory below	
Type (SRAM, DRAM, etc): FPGA: Xilinx XC2S200- 6FG456C	Size: 5292 logic cells. 56Kbit Block RAM.	User Modifiable: Yes 🗸 No	Function: DMA logic, RAM used as FIFOs for buffering. Commonly referred to as the "PCI FPGA"	Steps to clear memory: Power down
Type (SRAM, DRAM, etc): FPGA: Xilinx XC2VP50- 5FF1517C or XC2VP70- 5FF1517C	Size: 53,136 or 74,448 logic cells. 4,176K or 5,904K bits Block RAM.	User Modifiable: √Yes No	Function: Data processing logic and interface between mezzanine card and "PCI FPGA". Commonly referred to as the "UI FPGA".	Steps to clear memory: Power down
Type (SRAM, DRAM, etc): SRAM: GSI Technology GS8160Z36BGT-150	Size: 18Mbit per SRAM IC. One or two may be installed.	User Modifiable: ☐Yes ☑No	Function: Used by some "UI FPGA" designs to buffer and assist in data processing. One or two SRAM's may be installed.	Steps to clear memory: Power down
Type (SRAM, DRAM, etc): DRAM: Micron MT16VDDF12864HY-40BJ1	Size: 1GByte	User Modifiable: ☐Yes ☑No	Function: Optionally installed. Used by some "UI FPGA" designs to buffer and assist in data processing.	Steps to clear memory: Power down

Non-Volatile Memory					
Does the device contain non-volatile memory (memory whose contents are retained when power is removed)?					
Yes No If yes, describe	Yes No If yes, describe the type, size, function, and steps to clear the memory below				
Type (Flash, EEPROM, etc):	Size:	User Modifiable:	Function:	Steps to clear memory:	
CPLD: Xilinx XC9572XL-	72	🗌 Yes 🗹 No	Configuration control: configures	JTAG. Contact EDT.	
10VQG64C	macrocell		the "PCI FPGA" from flash on		
	s		board power up		
Type (Flash, EEPROM, etc):	Size:	User Modifiable:	Function:	Steps to clear memory:	
NOR Flash: Cypress	8Mbit	🗸 Yes 🗌 No	Configuration memory: stores	EDT's pciload program. Contact EDT.	
AM29LV081B-70ED			"PCI FPGA" configuration bitfiles		

			Mass Storage	
Does the device contain mass				
Yes Vo If yes, describe	e the type, s	size, function, and step	ps to clear the memory below	
Type (HDD, Tape, etc):	Size:	User Modifiable:	Function:	Steps to clear memory:

USB

Does the item accept USB input and if so, for what purpose (i.e. Print Jobs, device firmware updates, scan upload)? Yes VNo If yes, describe the type, size, function, and steps to clear the memory below

Can any data other than scan upload be sent to the USB device)?

	RF/RFID
Does the item use RF or RFID for receive or transmit	t of any data including remote diagnostics (e.g. Cellular phone, Bluetooth)?
Yes Vo If yes, describe the type, size, function	on, and steps to clear the memory below
Purpose:	
Frequency:	Bandwidth:
Modulation:	Effective Radiate Power (ERP):
Specifications:	

Other Transmission Capabilities				
Does the device employ any other methods of non-wired access to transmit or receive any data whatsoever (e.g. anything				
other than standard hard wired TCP/IP, direct USB, or parallel connections)?	Yes Vo If yes, describe below			
	1			
Frequency:	Bandwidth:			
Modulation:	Effective Radiate Power (ERP):			
Specifications:				

Other Capabilities
Does the device employ any other method of communications such as a Modem to transmit or receive any data whatsoever?
Yes No If yes, describe below:
The PCI GS mainboard is provides a base platform for data processing and DMA capabilities over the PCI bus standard. Mezzanine cards attach to the PCI GS mainboard to provide various and different transmit and receive capabilities.
Specifications:

Author Information				
Name	Title	Email	Department	
Sebastian Bonafede	HW Engineering manager		Engineering	
Date Prepared: 22-Aug-19				